Setting values in an initial block in Verilog